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characteristicsAbstract There is no doubt that operating the MOSFET transistor in the subthreshold region,
where the power-supply voltage is less than the threshold voltage, has an increasing importance
due to the reduced power consumption. In this paper, the analysis of the CMOS logic inverter in
the subthreshold region is addressed quantitatively with the static and dynamic characteristics
investigated and compared with that operating in the superthreshold region. Specifically,
compact-form equations are derived for the output-low voltage, output-high voltage, maximum-
input voltage at logic ‘‘0,” minimum-input voltage at logic ‘‘1,” and threshold voltage of the inver-
ter. Also, the static-power consumption and dynamic-power consumption are investigated and
equations are derived for them. Compact-form expressions are derived for the low-to-high and
the high-to-low propagation delays along with the fan-out. Qualitative discussions are also pro-
vided. The results of the quantitative analysis are verified by comparison with the simulation results
adopting the 65 nm CMOS technology.
 2016 Faculty of Engineering, Ain Shams University. Production and hosting by Elsevier B.V. This is an
open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
As one looks over the history of electronics, it becomes clear
that one of the primary reasons for major shifts in technology
has been the requirement to move toward a more energy effi-
cient technology. In retrospect, movements from vacuum tubes
to transistors in 1974, from discrete circuits to integrated cir-
cuits in 1950s [1–3], from PMOS transistors to NMOS ones,
and from NMOS to CMOS are in fact steps toward low-
power consumption.The need for low-power design stems from several points.
The first one is the doubling of the operating frequency every
three years with the associated increase in the power dissipa-
tion per unit area and the increase in the chip temperature.
This excessive heat results in cooling problems, malfunction
of the devices, interconnect fatigue, and gate-dielectric break-
down. Secondly, the removal of the generated heat dictates
the use of a minimum width for the conducting wires, thus
resulting in area problems. Finally, another motive for low-
power design is related to the environment. As more microelec-
tronic products are being used in everyday’s life, the demand
on energy will sharply increase. Therefore, the lower the power
consumption, the smaller the amount of heat generated and so
the lower the cost required for extra cooling systems in offices
and homes [4].
A plethora of techniques for low-power design was already
made at the process, device, layout, circuit, gate, architectural,
and system levels. The reader is referred to [5–9] for such a0.1016/j.
2 S.M. Sharroushplethora. One of these techniques is operating the MOSFET
transistor in the subthreshold region [10–14]. It should be
noted that the price paid for the low-power consumption is
the reduced speed and dynamic range [15]. However, the
increase in the time delay is more than outweighed by the
reduction in the power consumption, so subthreshold circuits
have a lower power-delay product (PDP) compared to the
superthreshold ones [16]. One of the most basic motivations
to reduce the supply voltage is the dependence of the
dynamic-power consumption (which is considered the main
component of power consumption) on the square of the supply
voltage in a rail-to-rail swing circuit [17].
It is imperative that the power-supply voltage,VDD, adopted
with this type of circuits is lower than Vthn in order to ensure
operation in the subthreshold region all the time. It must be
noted that the off current is defined here as the current flowing
through the MOSFET transistor when its gate-to-source volt-
age, VGS, is equal to 0 V. When the gate-to-source voltage,
VGS, is less than the threshold voltage, Vthn, the semiconductor
surface below the gate becomes a lightly doped N-channel
[18,19]. The diffusion (due to the difference in the electron
concentrations at the drain and source ends) of the thermally
generated minority carriers of the substrate semiconductor
material results in some conduction between the source and
drain terminals through this weakly inverted channel [1]. This
condition is known as weak inversion or since VGS is less than
Vthn, it is aptly called the subthreshold region. This is in con-
trast to the strong inversion (also known as the superthreshold
region) in which the concentration of the carriers in the channel
is larger than that in the substrate [18].
One of the most famous applications that consider the sub-
threshold leakage undesirable is dynamic memories in which
the subthreshold-leakage current of the access transistor leaks
the charge stored on the cell-storage capacitor, thus necessitat-
ing a minimum refresh rate [20]. However, the applications
that depend on the subthreshold current are numerous and will
be discussed in the next section. Our main interest in this paper
is investigating the CMOS logic inverter operating in the sub-
threshold region. In fact, we will not deal with the subthresh-
old current as a leakage undesirable current; instead, we will
treat this current as the main operational current. Other
sources of currents (which will be treated here as sources of
leakage) will be discussed shortly in Section 3.
The remainder of this paper is organized as follows: Sec-
tion 2 discusses the applications of the subthreshold-region
operated transistor with the adopted model for the MOSFET
transistor in the subthreshold region presented in Section 3.
Section 4 presents a quantitative analysis of the static and
dynamic characteristics of the CMOS inverter in the sub-
threshold region with these characteristics compared with
those of the superthreshold CMOS inverter. The results of this
analysis are verified by comparing the analytical results with
the simulation results in Section 5. Finally, the paper is con-
cluded in Section 6 and suggestions for future work are dis-
cussed in section 7.
2. Applications of the subthreshold-region operated MOSFETs
It is apparent that operating the MOSFET transistor in the
subthreshold region is suitable for applications that require
extremely low-power consumption but speed is of secondaryPlease cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005importance [21]. Among these applications are medical equip-
ment such as hearing aids, pace-makers [22,23], wearable wrist-
watch [24,25], and self-powered devices [26] such as the con-
tactless smart cards [27].
It must be mentioned that the electronic watch is one of the
first applications that demand low-power consumption [28].
Also, the applications in which the circuits remain idle for long
periods of time (known as bursty applications) are suitable for
subthreshold operation. The cellular phone is one of the most
suitable applications for subthreshold operation as it operates
most of the time in a state known as near idle during which it
just waits for an input from the user or performs bookkeeping
work and communicates with a base station [29].
Another application is the microsensor node that provides
the functions of sensing, computation, and communication.
Applications for microsensors include habitat monitoring
[22–24], health [26,30], structural monitoring [31–33], and
automotive sensing [26]. Radio-frequency identification
(RFID) [27], especially passive ones, is another example which
requires low energy consumption [34]. They are used to iden-
tify objects wirelessly through tags that are attached to the
objects.
Finally, Reverter et al. [35] utilized subthreshold-region
operated MOSFET transistors in on-chip thermal testing and
showed that they offer the following advantages compared
to superthreshold-region operated MOSFETs and parasitic
bipolar junction transistors: smaller layout area, improved lin-
earity, lower power consumption, and smaller spread of the
sensitivity to temperature due to process variations.
3. Adopted MOSFET model in the subthreshold region
The drain current of the N-channel MOSFET transistor in the
subthreshold region can be modeled as [36]:
IDN ¼ I0Ne
VGSVthn
nnVth
 
1 e
VDS
Vth
h i
: ð1Þ
I0N is given by
I0N ¼ l0nC0x
W
L
 
n
nn  1ð ÞV2th; ð2Þ
where l0n is the electron mobility, Cox is the gate-oxide capac-
itance per unit area, W is the channel width, L is the channel
length, Vthn is the threshold voltage, Vth is the thermal voltage
which can be found from
Vth ¼ kT
q
: ð3Þ
K and q are Boltzmann’s constant and the electronic charge,
respectively. nn is the subthreshold-swing coefficient which is
given by [37]
nn ¼ 1þ Cd
Cox
; ð4Þ
where Cd is the depletion-layer capacitance per unit area.
The drain current of the PMOS transistor, IDP, can be
found by replacing VGS by VSG, VDS by VSD, l0n by l0p,
(W/L)n by (W/L)p, nn by np, and Vthn by |Vthp| in Eqs. (1)
and (2). The threshold voltage is defined in the superthreshold
operation as the gate-to-source voltage that is necessary to
develop an inversion layer charge beneath the gate that has aCMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
VDD
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Figure 1 The circuit schematic of the CMOS logic inverter with
the output capacitance indicated.
Analysis of the subthreshold CMOS logic inverter 3concentration equal to that of the substrate doping [38]. How-
ever, in the subthreshold operation, it is defined as the gate-to-
source voltage after which the drain current ceases to depend
exponentially on the gate-to-source voltage [39].
It should be noted that there are no modes of operation
here when VDD < Vthn. However, the analysis is expected to
be more complicated than that in the superthreshold region
due to the exponential dependence of ID on VGS.
The threshold voltage of a short-channel MOSFET transis-
tor varies with VSB (the source-to-body voltage) and VDS
according to the following relationship [1]
Vthn  Vthn0 þ cVSB  gVDS; ð5Þ
where Vthn0 is the threshold voltage at VSB = VDS = 0 V, c is
the body-effect coefficient, and g is the drain-induced barrier
lowering (DIBL) coefficient. The dependence of the drain cur-
rent, ID, on the drain-to-source voltage, VDS, in the
superthreshold operation is due to the channel-length modula-
tion effect [19] and is represented by the early voltage. In the
subthreshold operation, however, the dependence of ID on
VDS is due to the DIBL effect. This is due to the reverse bias
voltage across the drain-to-body pn junction that results in
the increase of the depth of the junction depletion layer. The
deeper depletion layer around the drain contributes a larger
amount of depletion charge to the channel, thus resulting in
lowering the magnitude of the threshold voltage of the MOS-
FET transistor [40,41]. Typical values for g are 0.0266 and
0.0351 for the NMOS and PMOS devices, respectively
[42,43]. So, throughout the following analysis, g is assumed
to be zero for both the NMOS and PMOS devices for
simplicity.
Now, assuming that the substrate terminal is connected to
the most negative power supply (0 V) in NMOS devices and
the most positive in PMOS devices, thus VSB = 0 for both
the NMOS and PMOS devices of the inverter. It is evident
from Eq. (1) that for VDS larger than 3Vth, ID can be treated
as independent of VDS. As stated in [44], this feature translates
to a near ideal current source for large portion of the
rail-to-rail voltage swing in analog applications. In digital
applications, this indicates that the stack can be made longer
(with larger number of serially connected transistors) while still
performing satisfactorily.
3.1. Other sources of leakage
It was stated previously that the subthreshold-leakage current
will be treated here as the main operating current. However,
this is not the only leakage source in the MOSFET transistor.
Among the other sources of leakage is the gate-oxide tunneling
current that results due to the tunneling of carriers across the
very thin gate oxide [45,46], the edge-direct tunneling that
appears between the source extension and the gate overlap
and between the drain extension and the gate overlap [47,48],
and the reverse currents of the source-substrate and the
drain-substrate pn junctions.
3.2. Simplifications
In the analysis performed in this paper, apart from neglecting
the DIBL effect, the dependence of the threshold voltage on
the channel length and channel width [49,50] will also bePlease cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005neglected. The sources of leakage just discussed can be safely
neglected for the range of voltages used in the subthreshold
region with respect to the subthreshold current [39].
4. Analysis of the CMOS logic inverter in the subthreshold
region
In this section, the static and dynamic characteristics of the
CMOS logic inverter shown in Fig. 1 will be investigated quan-
titatively in the subthreshold region. The static characteristics
include the voltage-transfer characteristics (VTC), the noise
margins, and the static-power consumption while the dynamic
characteristics include the low-to-high and the high-to-low
propagation delays and the dynamic-power consumption.
The fan-out is dictated here by dynamic considerations as will
be discussed.
4.1. Static characteristics
4.1.1. Voltage-transfer characteristics (VTC)
The voltage-transfer characteristics (VTC) are simply the rela-
tionship between the input and the output voltages [20]. Exper-
imentally, it can be found by applying an input voltage of
certain amplitude, determining the corresponding output volt-
age, repeating this step for different values of the input voltage,
and plotting the resulting input–output pairs. Graphically, the
VTC can be determined by plotting the input and output volt-
ages using the load-line concept in which the PMOS transistor
is treated as a load on the NMOS transistor [39].
Analytically, the VTC can be determined by equating the
currents of the NMOS and the PMOS transistors with each
other as follows: Putting IDN equal to IDP results in
I0Ne
VGSVthn
nnVth
 
1 e
VDS
Vth
h i
¼ I0Pe
VSGjVthp j
npVth
 
1 e
VSD
Vth
h i
: ð6Þ
Assuming that nn= np (in order to obtain similar sub-
threshold slopes for the NMOS and PMOS devices [51,52])
and substituting VGS, VDS, VSG, and VSD by Vin, Vout,
VDD  Vin, and VDD  Vout results inCMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
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Figure 2 The voltage-transfer characteristics of the CMOS subthreshold inverter according to the quantitative analysis for an
asymmetric inverter.
Figure 3 The small-signal equivalent circuit of the subthreshold
transistor taking into account the output resistance [53]. It is
identical to that of the superthreshold one but the expressions of
gm and ro differ.
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VinVthn
nnVth
 
1 eVoutVth
h i
¼ I0Pe
VDDVinjVthp j
npVth
 
1 e
 VDDVoutð Þ
Vth
 
:
If nn differs considerably from np, the average value of them
can be adopted for simplification. Separating Vin and Vout
results in
1 e
 VDDVoutð Þ
Vth
1 eVoutVth
¼ I0N
I0P
e
2VinVDDVthnþjVthp j
nnVth
 
: ð7Þ
Eq. (7) is a pivotal equation that we will return to when dis-
cussing the static characteristics of the subthreshold CMOS
inverter. As evident from Eq. (7), the increase in Vin results
in a corresponding decrease in Vout. However, no compact
form between Vin and Vout can be deduced. To simplify the
analysis, let us investigate this relationship for the followingPlease cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005regions: Vout  VDD, Vout  VDD, and the transition region.
For the first region (which corresponds to the output-low
level), we have
1 e
 VDDVoutð Þ
Vth  1 e
VDD
Vth  1: ð8Þ
To determine the corresponding range for Vout, assume that
the exponent is neglected with respect to 1 when it is less than
0.1, so the corresponding range is Vout 6 VDD  2.3 Vth. Sub-
stituting this approximation into Eq. (7) results in (after simple
mathematical manipulations)
Vout ¼ Vth ln 1
1 I0P
I0N
e
 2VinVDDVthnþjVthp jnnVth
  : ð9Þ
It can be noted from Eq. (9) that when
Vin ¼ VDD þ Vthn  jVthpj
2
þ nnVth ln
ﬃﬃﬃﬃﬃﬃ
I0P
I0N
r
; ð10Þ
the output voltage approaches infinity that does not make a
sense. Eq. (9) is in fact valid when Vin is larger than the value
specified in Eq. (10). On the other extreme case (Vout  VDD)
which corresponds to the output-high level, we have
1 eVoutVth ¼ 1 e
VDD
Vth  1: ð11Þ
Using the same assumption for the negligence of the expo-
nent with respect to 1, we obtain the corresponding range for
Vout as VoutP 2.3 Vth. So, this range certainly includes VDD.
Substituting this approximation into Eq. (7) results in (after
simple mathematical manipulations)
Vout ¼ VDD  Vth ln 1
1 ION
IOP
e
2VinVDDVthnþjVthp j
nnVth
  : ð12ÞCMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
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for an asymmetric inverter. It must be noted that the transition
region according to this figure is a vertical line. This is a result
of the negligence of the DIBL effect (that is, putting gn = 0).
As stated previously, you can visualize g in the subthreshold
region as the factor corresponding to k in the saturation
region. g determines the slope of the VTC in the transition
region and thus the gain of the amplifier in the same manner
by which k determines the gain of the saturation-region
operated amplifier.
However, the slope of the VTC in the transition region can
be found by finding the gain of the amplifying NMOS device
that is loaded by the PMOS device. The operation of the sub-
threshold transistor as an amplifier was analyzed in [53] and
the equivalent circuit was found to be as shown in Fig. 3 which
is the same as its counterpart of the saturation-region operated
amplifier with the exception that
r0 ¼ 1ggm
; ð13Þ
and
gm ¼
Isub
nVT
; ð14Þ
where Isub is the dc subthreshold current. The resistance of the
PMOS device seen by the NMOS one is thus ro. The gain
and thus the slope of the VTC in the transition region
is gmn(ron//rop) which can be written as
slope ¼  gmn
gngmn þ gpgmp
: ð15Þ
An alternative analysis for deriving the VTC can be per-
formed by treating the NMOS device as a resistor and the
PMOS device as a current source for high input [54]. The
opposite occurs for the case of low input.
Determining the noise margins for the low and high input
levels necessitates finding the output-high level, VOH, and the
output-low level, VOL. To determine VOH, let Vin = VOL
(assuming that this inverter is preceded by an identical one).
Assuming that VOL is close to 0 V (which will be confirmed
shortly) and Vout = VOH is such that e
VOH=Vth can be safely
neglected, then from Eq. (7), we obtain
1 e
 VDDVOHð Þ
Vth ¼ I0N
I0P
e
VDDVthnþjVthp j
nnVth
 
; ð16Þ
from which we obtain
VOH ¼ VDD þ Vth ln 1 I0N
I0P
e
VDDVthnþjVthp j
nnVth
 " #
: ð17Þ
For Vthn = |Vthp| and e
VDD=ðnnVthÞ  1, we have
VOH ¼ VDD: ð18Þ
On the other hand, when Vin = VOH = VDD and Vout is
close to 0 V such that 1 e
 VDDVoutð Þ
Vth  1, then from Eq. (7),
we obtain
1
1 e
VOL
Vth
¼ I0N
I0P
e
VDDVthnþjVthp j
nnVth
 
; ð19Þ
from which we obtainPlease cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005VOL ¼ Vth ln 1
1 I0P
I0N
e
 VDDVthnþjVthp jnnVth
  ; ð20Þ
which is too close to 0 V, thus justifying putting Vin = VOL
equal to 0 V in Eq. (7) when determining VOH. The logic swing,
LS, is thus
LS ¼ VOH  VOL
¼ VDD þ Vth ln 1 I0P
I0N
e
 VDDVthnþjVthp jnnVth
 " #
: ð21Þ
VIL and VIH are the maximum value for the low input and the
minimum value for the high input, respectively, such that they
can be interpreted correctly by the inverter as logic ‘‘0” and
logic ‘‘1.” They are defined as the points on the VTC that have
a slope equal to 1 [20]. To determine VIL, note that the cor-
responding Vout is close to VDD, so the following approxima-
tion can be used:
1 eVoutVth  1: ð22Þ
Then, substituting this approximation into Eq. (7) results in
1 e
 VDDVoutð Þ
Vth ¼ I0N
I0P
e
2VinVDDVthnþjVthp j
nnVth
 
: ð23Þ
Differentiating Eq. (23) with respect to Vin and substituting
Vin by VIL and dVout/dVin = 1 results in
 1
Vth
e
 VDDVoutð Þ
Vth
dVout
dVin
¼ 2
nnVth
I0N
I0P
e
2VILVDDVthnþjVthp j
nnVth
 
; ð24Þ
from which we obtain (after approximating e
 VDDVoutð Þ
Vth by 1)
VIL ¼ VDD
2
þ 1
2
Vthn  jVthpj
	 
þ nnVth
2
ln
nn
2
I0P
I0N
 
: ð25Þ
VIH can be determined in a similar manner except that the
corresponding Vout is close to 0 V and thus the following
approximation can instead be used:
1 e
 VDDVoutð Þ
Vth  1: ð26Þ
Thus, Eq. (7) can be written as
1
1 eVoutVth
¼ I0N
I0P
e
2VinVDDVthnþjVthp j
nnVth
 
: ð27Þ
After differentiating Eq. (27) with respect to Vin and substi-
tuting Vin by VIH and dVout/dVin = 1, we obtain
0 1
Vth
e
VoutVth
h i
dVout
dVin
 
1 eVoutVth
 2 ¼ 2nnVth
I0N
I0P
e
2VIHVDDVthnþjVthp j
nnVth
 
: ð28Þ
Thus,
VIH ¼ VDD
2
þ 1
2
Vthn  jVthpj
	 
þ nnVth ln
ﬃﬃﬃﬃﬃﬃﬃﬃﬃ
nn
2
I0P
I0N
q
e
Vout2Vth
1 e
Vout
Vth
 
2
64
3
75: ð29Þ
The two exponential terms containing Vout in the last term
in the right-hand side of Eq. (29) cannot be neglected since the
output voltage corresponding to VIH is low. Thus, Eq. (29)
must be solved by try and error with Eq. (7) in order to obtain
the value of VIH and the corresponding Vout.CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
Figure 4 (a) The input-voltage waveform and (b) the short-
circuit current both as functions of time. T is the periodic time of
the input voltage.
6 S.M. SharroushThe noise margins for the high and low inputs can then be
found from [20]
NMH ¼ VOH  VIH; ð30Þ
and
NML ¼ VIL  VOL; ð31Þ
respectively.
4.1.2. The threshold voltage of the inverter, Vthinv
The threshold voltage of the inverter is defined as the input
voltage that is equal to the output voltage [20]. Graphically,
it is the intersection of the VTC with the Vout = Vin line. As
will be seen shortly, Vthinv is close to VDD/2. So, we can use
the following approximations:
1 eVoutVth  1; ð32Þ
and
1 e
 VDDVoutð Þ
Vth  1: ð33Þ
Substituting these approximations and Vin by Vthinv into
Eq. (7) results in
1 ¼ I0N
I0P
e
2VthinvVDDVthnþjVthp j
nnVth
 
; ð34Þ
from which we obtain
Vthinv ¼ VDD
2
þ 1
2
Vthn  jVthpj
	 
þ nnVth ln
ﬃﬃﬃﬃﬃﬃ
I0P
I0N
r
: ð35Þ
It is apparent from Eq. (35) that Vthinv is close to VDD/2
as said previously. For a symmetric CMOS inverter with
Vthn = |Vthp| and I0P = I0N, we have
Vthinv ¼ VDD
2
; ð36Þ
as expected. Also, if the current-conduction capability of the
PMOS transistor is increased (by increasing (W/L)p or reduc-
ing |Vthp|), then from Eq. (35), Vthinv increases above VDD/2.
This makes a physical sense because increasing the current-
conduction capability of the PMOS transistor shifts the VTC
rightward, then making the intersection with the Vout = Vin
line occurs at a larger voltage. This is the same feature as that
of the superthreshold CMOS inverter.
4.1.3. Static-power consumption, Pstatic
Pstatic includes the dc power consumption, PDC, and the leak-
age power consumption, Pleakage. The latter component will be
neglected as explained in Section 3. The dc power consumption
can be evaluated from
PDC ¼ VDDIDC; ð37Þ
where IDC is the average dc current. Assuming that the CMOS
inverter stays 50% of the time in the low-input state and the
other 50% of the time in the high-input state. Assuming that
the corresponding currents are IL and IH, respectively, then
IDC ¼ 1
2
IL þ IH½ : ð38Þ
The low-input state corresponds to VGS = VOL and
VDS= VOH and the high-input state corresponds toVGS= VOH
and VDS= VOL. So, the corresponding currents will bePlease cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005IL ¼ I0Ne
VOLVthn
nnVth
 
1 e
VOH
Vth
h i
 I0Ne
Vthn
nnVth
 
; ð39Þ
and
IH ¼ I0Ne
VOHVthn
nnVth
 
1 e
VOL
Vth
h i
; ð40Þ
respectively. So, PDC can be evaluated from
PDC  VDD
2
I0Ne
Vthn
nnVth
 
þ I0Ne
VOHVthn
nnVth
 
1 e
VOL
Vth
 " #
: ð41Þ4.2. Dynamic characteristics
The dynamic characteristics of the CMOS inverter include the
propagation delay and the dynamic-power consumption.
4.2.1. Propagation delay
The propagation delay, tp, is defined as the average of the low-
to-high and the high-to-low propagation delays, tPLH and
tPHL, respectively [17]. So,
tp ¼ tPLH þ tPHL
2
: ð42Þ
We will in the following analyze the discharging process of
the output capacitance of the inverter, Cout, through the
NMOS transistor. In the following analysis, the output capac-
itance will be assumed to include the input–output coupling
effect [55], the interconnection-wiring capacitance, and the
output-loading effects [20]. Assuming that a step input voltage
of magnitude equal to VDD is applied to the inverter input.CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
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relatively slow operations, the rise and the fall times of the
input signal can be safely neglected. The effect of the rise
and the fall times of the input waveform were taken into
account by Chanda et al. [56] and his work will be compared
with that in this paper in Section 5. The discharging process
can be described by the following equation (where Cout is
assumed to be initially charged at VDD and the leakage current
of the PMOS device is neglected):
I0Ne
VDDVthn
nnVth
 
1 eVoutVth
h i
¼ Cout dVout
dt
; ð43Þ
where Vout is the output voltage of the inverter. Performing
separation of variables on Eq. (43) and then integration result
in
Z VoutðtÞ
Voutð0Þ¼VDD
dVout
1 e
Vout
Vth
¼  I0Ne
VDDVthn
nnVth
 
Cout
Z t
0
ds; ð44Þ
where s is a dummy variable for integration. For an integral
with the form
R
dx
1eax (where a is a constant), we can use
substitution of variables to let u= eax, then
x ¼  1
a
ln u: ð45Þ
Differentiating Eq. (45) with respect to u results in
dx
du
¼  1
au
: ð46Þ
Substituting from Eq. (46) into the integral
R
dx
1eax results inZ
dx
1 eax ¼
Z du
auð1 uÞ : ð47Þ
Using partial-fraction expansion in the integral of Eq. (47)
results in
1
uð1 uÞ ¼
1
u
þ 1ð1 uÞ : ð48Þ
So, the integral of Eq. (47) becomesZ
dx
1 eax ¼ 
1
a
Z
1
u
þ 1ð1 uÞ
 
du
¼  1
a
ln u lnð1 uÞ½  ¼  1
a
ln
u
1 u
h i
¼ 1
a
ln
1 u
u
: ð49Þ
Substituting x by Vout and a by 1/Vth results in
u ¼ eVoutVth : ð50Þ
So, the integration of Eq. (44) becomes
Z VoutðtÞ
Voutð0Þ¼Vinitial
dVout
1 eVoutVth
¼ Vth ln 1 e
VoutVth
e
VoutVth
 !" #
VoutðtÞ
Voutð0Þ¼Vinitial
:
¼  I0Ne
VDDVthn
nnVth
 
Cout
t; ð51Þ
where Vinitial is the initial voltage of Cout. After simple mathe-
matical manipulations, we obtainPlease cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005VoutðtÞ ¼ Vth ln 1þ e
I0Nte
VDDVthn
nnVth
 
CoutVth
0
BB@
1
CCA 1 e
VinitialVth
e
VinitialVth
0
@
1
A
2
664
3
775: ð52Þ
If the high-to-low propagation delay of the inverter is
defined as the time elapsed from the instant of time of the
application of the input voltage to the instant of time at which
Vout(t) is equal to Vinitial/2 [20], then
tPHL ¼ CoutVth
I0Ne
VDDVthn
nnVth
  ln 1 e
Vinitial
Vth
e
Vinitial2Vth  e
Vinitial
Vth
0
@
1
A: ð53Þ
tPHL can also be found by simply averaging the discharging
current of Cout from
tPHL ¼ CoutDVout
Iavg
; ð54Þ
where DVout is the change of the output voltage which is taken
equal to VDD/2 and Iavg is the average discharging current
which can be found from
Iavg ¼ 1
2
Iðt ¼ 0Þ þ Iðt ¼ tPHLÞ½ : ð55Þ
I(t= 0) and I(t= tPHL) are the two discharging currents at
t= 0 and at t= tPHL, respectively. These two currents can
be evaluated simply by substituting the corresponding values
of VGS, VDS, VSG, and VSD into the drain-current equations
of the NMOS and the PMOS devices. In this case, the con-
tention current as well as the DIBL effect can be taken easily
into account. The low-to-high propagation delay, tPLH, can
be found in a similar manner by investigating the charging pro-
cess of Cout through the PMOS transistor. Alternatively, it can
be found simply by substituting ION by IOP, Vthn by |Vthp|, nn
by np, Vinitial by VDD, and (W/L)n by (W/L)p into Eq. (53) to
yield
tPLH ¼ CoutVth
I0Pe
VDDjVthp j
npVth
  ln 1 e
VDD
Vth
e
VDD2Vth  e
VDD
Vth
 !
: ð56Þ
Note that the propagation delays in the subthreshold region
are much larger than that in the superthreshold region not only
because of the much smaller operating currents in the sub-
threshold region, but also due to the contention currents (from
the PMOS device in high-to-low transitions and from the
NMOS device in low-to-high transitions). The contention cur-
rents prove significant when the rise time of the input voltage is
relatively large. Note also that the dynamic behavior of the
CMOS inverter can instead be investigated using the currents
and charges as in [57]. Before leaving this section, it is worth
mentioning that the propagation delay was estimated by Frus-
taci et al. in [58] by replacing the discharging device (in case of
estimating tPHL) or the charging device (in case of estimating
tPLH) by an equivalent resistor which can be evaluated by aver-
aging the voltage across it. This estimation will be compared
with the work in this paper in Section 5.
4.2.2. Dynamic-power consumption
The dynamic-power consumption, Pdynamic, in an integrated
circuit is simply the sum of the switching-power consumption,CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
Figure 5 The voltage-transfer characteristics according to the analysis and the simulation for a symmetric inverter.
Table 1 The critical points of the VTC according to the
analysis and the simulation for a symmetric inverter.
Analysis (V) Simulation results (V)
VOL 0 0
VOH 0.35 0.35
VIL 0.1782 0.2164
VIH 0.1986 0.2734
Vthinv 0.1887 0.2375
Figure 6 The noise margin for low input according to the work in thi
8 S.M. Sharroush
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asej.2016.05.005Pswitching, the short-circuit power consumption, Psc, and the
glitching-power consumption. The glitching-power consump-
tion [38] will be neglected here.
The total dynamic switching-power consumption of an IC
is [1]
Pswitching ¼ fVDD
XN
i¼1
aiCLiVswingi; ð57Þs paper and by Alioto in [61] compared with the simulation results.
CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
Figure 7 The change of the threshold voltage of the inverter with the aspect ratio of the PMOS device according to the analysis and the
simulation.
Analysis of the subthreshold CMOS logic inverter 9where N is the total number of nodes within a CMOS circuit,
CLi is the equivalent parasitic capacitance of the ith node, ai is
the switching activity of the ith node, f is the switching activity,
and Vswingi is the voltage swing on the ith node. Assuming rail-
to-rail voltage swing, we obtain
Pswitching ¼ afCoutV2DD: ð58Þ
The short-circuit power consumption, Psc, can be found
assuming an input voltage having the waveform shown in
Fig. 4(a). When Vin is equal to 0 V, then the NMOS transistorFigure 8 The change of the threshold voltage of the inverter with the t
the simulation.
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asej.2016.05.005will be off and when Vin is equal to VDD, the PMOS transistor
will be off. During the rising edge or the falling edge between
0 V and VDD, both the NMOS and the PMOS transistors con-
duct with the short-circuit current as illustrated in Fig. 4(b).
This is in contrast to the superthreshold-region operated inver-
ter in which the short-circuit current flows when Vin lies in the
following range [17]:Vthn < Vin < VDD  jVthpj: ð59Þhreshold voltage of the PMOS device according to the analysis and
CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
Figure 9 The relationship between the high-to-low propagation delays and the NMOS-transistor threshold voltage according to the
analyses and the simulation.
10 S.M. SharroushThe rise and the fall times, tr and tf, will be defined here as
the total time intervals during which both the NMOS and the
PMOS transistors conduct during the rising and the falling
edges of the input waveform, respectively. Vin can be written as
Vin ¼ 0V for t < 0 ð60ÞFigure 10 The relationship between the high-to-low propagation dela
simulation.
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VinðtÞ ¼ VDDt=tr for 0 6 t < tr: ð61Þ
The instantaneous short-circuit current is written as
follows:ys and the power-supply voltage according to the analyses and the
CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
Figure 11 The relationship between the low-to-high propagation delays and the PMOS-transistor threshold voltage according to the
analyses and the simulation. The averaging and integration methods yield identical results in this case.
Analysis of the subthreshold CMOS logic inverter 11iscðtÞ ¼ I0Ne
VinðtÞVthn
nnVth
 
1 eVoutVth
h i
: ð62Þ
The output voltage should be substituted as a function of
Vin which is in turn a function of t. The result is a complicated
function of time. To simplify the analysis, we will substitute
Vout(t) by its average value, VDD/2. After substituting Vin(t)
by VDDt/tr, we getFigure 12 The relationship between the low-to-high propagation dela
simulation. The averaging and integration methods yield identical resu
Please cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005iscðtÞ ¼ I0Ne
ðVDDt=trÞVthn
nnVth
 
1 e
VDD
2Vth
h i
: ð63Þ
The average short-circuit current, iscavg, can be found from
iscavg ¼ 1
T
Z T
0
iscðtÞdt
¼ 1
T
Z T
0
I0Ne
VDDt=trð ÞVthn
nnVth
 
1 e
VDD
2Vth
h i
dt; ð64Þys and the power-supply voltage according to the analyses and the
lts in this case.
CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
Figure 13 The relationship between the average propagation delays and the threshold voltage (assuming that Vthn = |Vthp|) according to
the analyses and the simulation.
12 S.M. Sharroushwhere T is the periodic time of the input waveform. The inte-
gration of Eq. (64) can be written as
iscavg ¼ 2
T
Z tr
0
I0Ne
VDDt=trð ÞVthn
nnVth
 
1 e
VDD
2Vth
h i
dt; ð65ÞFigure 14 The relationship between the average propagation delays
simulation.
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asej.2016.05.005assuming that the inverter at hand is symmetric and thus the
area under the curve of isc(t) during tr is equal to that during
tf (with the assumption that tr is equal to tf). So,
iscavg ¼ 2nnVthtr
VDDT
I0Ne
 VthnnnVth 1 e
VDD
2Vth
h i
e
VDD
nnVth  1
h i
: ð66Þand the power-supply voltage according to the analyses and the
CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
Figure 15 The relationship between the high-to-low propagation delays and the rise time of the input waveform according to the
analyses and the simulation.
Analysis of the subthreshold CMOS logic inverter 13The average short-circuit power consumption, Pscavg, is
thus
Pscavg ¼ VDDiscavg
¼ 2nnVthtr
T
I0Ne
 VthnnnVth 1 e
VDD
2Vth
h i
e
VDD
nnVth  1
h i
: ð67Þ
The short-circuit power consumption is exponentially
dependent on Vthn. Also, it is directly proportional to tr
and increases significantly with VDD. It is evident from this
analysis also that eliminating Psc cannot be achieved by simply
operating the circuit at a VDD equal to Vthn + |Vthp| as in the
superthreshold-region operated inverter. Rather, Psc in the
subthreshold region can be reduced by reducing either (or both
of) tr, tf, or VDD.
4.2.3. Fan-Out
The fan-out of a logic gate is defined as the maximum number
of similar logic gates that can be connected to the output of the
gate at hand and still operates satisfactorily [17]. The word
‘‘satisfactorily” is dictated by the static and dynamic loading
effects. The static-loading effects are related to the current
sunk by the loading gate which is nothing but the gate-
tunneling current. This current was assumed to be neglected.
The dynamic-loading effects are related to the propagation
delay (low-to-high and high-to-low) due to the loading capac-
itance added by the output gates.
Consider a symmetric subthreshold CMOS inverter that is
loaded by N similar gates. If the capacitances due to the inter-
connection and the driving stage were neglected, the load
capacitance would be equal to the input capacitance, Cin, of
each connected inverter multiplied by the fan-out (let it be
Nmax). So, if the maximum propagation delay that can be tol-
erated is tpmax, then substituting tPHL by tpmax and Cout byPlease cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005NmaxCin into Eq. (53) results in (after substituting Vinitial by
VDD)
tpmax ¼ NmaxCinVth
I0Ne
VDDVthn
nnVth
  ln 1 e
VDD
Vth
e
VDD
2Vth  e
VDD
Vth
 !
: ð68Þ
)Nmax 6
I0Ne
VDDVthn
nnVth
 
tpmax
CinVth ln
1e
VDD
Vth
e
VDD
2Vth e
VDD
Vth
  : ð69Þ
The fan-out is simply the largest integer satisfying the
inequality (69). Cin can be computed from [17]
Cin ¼ COXN þ COXP ¼ eoxWNLN
tox
þ eoxWPLP
tox
; ð70Þ
where COXN and COXP are the gate-oxide capacitances of the
NMOS and PMOS devices of each inverter, eOX is the electric
permittivity of the oxide, tox is the oxide thickness,WN and LN,
are the channel width and the channel length of the NMOS
device, and WP and LP are their PMOS counterparts. The
fan-out in case of subthreshold-region inverter is expected to
be comparable to that of superthreshold-region one due to
the relatively large time delays and the relatively small operat-
ing currents associated with the subthreshold-region circuits.
4.2.4. Transistor sizing
In the conventional superthreshold circuits, the sizing of the
PMOS and the NMOS transistors is dictated by the criterion
that the low-to-high and the high-to-low propagation delays
are equal, thus necessitating the equalization of the device
transconductance parameters of the two devices resulting in [20]CMOS logic inverter, Ain Shams Eng J (2016), http://dx.doi.org/10.1016/j.
14 S.M. Sharroushln
W
L
 
n
¼ lp
W
L
 
p
: ð71Þ
So, the sizing of PMOS devices needs to be larger than that
of NMOS ones in order to compensate for the mobility differ-
ence. The situation is different, however, in the subthreshold
regime. In some technologies, the subthreshold current in
minimum-sized PMOS devices is larger than that in
minimum-sized NMOS ones and consequently, the NMOS
devices need to be upsized [59]. The optimum ratio between
the sizing of PMOS andNMOS devices that results in the small-
est delay in the subthreshold regime was investigated in [60].
5. Results and discussions
In this section, the equations derived in the previous section will
be verified by comparison with the simulation results using the
65 nm CMOS technology. Unless otherwise specified, the
parameters adopted in this section are as follows [42,43]: For
the NMOS device, tox = 2.2 nm, eox = 3.9 (thus,
Cox = (eoxeo)/tox = 0.0157 F/m
2, where eo is the electric permit-
tivity of free space), l0n = 360 cm
2/V s, andVthn = 0.38 V. The
corresponding values for the PMOS device are tox = 2.2 nm,
eox = 3.9, l0p = 145 cm
2/V s, and Vthp = 0.45 V. The aspect
ratio for the two devices is put equal to 2. The values adopted
for a (the switching activity), f, VDD, tr (=tf), and Cout are 1,
10 kHz, 0.35 V, 0.1T= 10 ls, 100 fF, respectively.
Refer to Fig. 5 for the VTC according to the analysis and
the simulation assuming a symmetric inverter. The steep tran-
sition of the VTC according to the analysis is due to the neg-
ligence of the DIBL effect as stated in Section 4. The
difference between the two curves is mainly due to taking only
into account the difference between the aspect ratios and the
threshold voltages of the NMOS and PMOS devices and the
negligence of the effect of the other MOS parameterFigure 16 The relationship between the total power consumption and t
Please cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005differences. The percentage errors for the estimated values of
VIL, VIH, and Vthinv are 17.65%, 27.35%, and 20.54%, respec-
tively (refer to Table 1). The noise margin for low input is plot-
ted versus Vthn and compared with the work by Alioto [61] and
the simulation results in Fig. 6.
The change in the threshold voltage of the inverter with the
aspect ratio and the threshold voltage of the PMOS device
according to the analysis and the simulation are shown in
Figs. 7 and 8, respectively. These two plots show a monotonic
increase as expected due to the shifting of the VTC rightward
with the increase in the current-conduction capability of the
PMOS device, thus Vthinv is expected to increase. The high-
to-low propagation delay is plotted according to the analysis
using the averaging (analysis 1), integration (analysis 2), and
the work by Frustaci et al. [58] and compared with the simula-
tion versus Vthn and versus VDD in Figs. 9 and 10, respectively.
According to Figs. 9 and 10, tPHL rises exponentially with Vthn
and decays exponentially with VDD. This is simply due to the
exponential dependence of ID on Vthn in the subthreshold
region. In Fig. 10, the initial voltage of the capacitor to be dis-
charged is put equal to VDD. The corresponding plots for the
low-to-high and the average propagation delays are shown in
Figs. 11–14 respectively. The two methods for finding the
propagation delay (specifically, the integration and averaging
methods) yield identical results in Figs. 11 and 12. The work
by Chanda et al. alluded to in Section 4 is compared with that
in this paper and the simulation results in Fig. 15 in which tPHL
is plotted versus the rise time of the input waveform, tr.
The total power consumption is plotted versus VDD in
Fig. 16. The three components of the power consumption
increase with VDD but with different rates; the dc-static power
consumption, the switching-power consumption, and the
short-circuit power consumption increase linearly, quadrati-
cally, and exponentially with VDD, respectively, as evident
from Eqs. (41), (58), and (67), respectively. Keeping in mindhe power-supply voltage according to the analysis and the simulation.
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Analysis of the subthreshold CMOS logic inverter 15that the switching rate in subthreshold-region operated CMOS
circuits is typically small, the short-circuit power consumption
will be the dominant component.
6. Conclusions
In this paper, the CMOS inverter was analyzed quantitatively
in the subthreshold region with its static and dynamic charac-
teristics compared with those of the superthreshold CMOS
inverter. Expressions were derived for the static-power con-
sumption, dynamic-power consumption, high-to-low propaga-
tion delay, low-to-high propagation delay, noise margins, and
fan-out. The propagation delay was found to rise exponen-
tially with the threshold voltage and decay exponentially with
the power-supply voltage. The following differences were
noted between the subthreshold-region and the
superthreshold-region operated inverters:
1. The propagation delays associated with the subthreshold-
region inverter are much larger than those associated with
their superthreshold-region counterparts not only due to
the much smaller operating currents in the subthreshold
region, but also due to the contention currents.
2. The short-circuit power consumption is the dominant com-
ponent of power consumption which increases exponen-
tially with the power-supply voltage. Ways to reduce the
short-circuit power consumption in the subthreshold region
are to reduce both the rise and the fall times of the input
voltage or to reduce the power-supply voltage. This is in
contrast to the superthreshold region in which the power
supply voltage needs to be smaller than the sum of the
absolute values of the threshold voltages of the NMOS
and PMOS devices.
3. The effect of the device dimensions on the threshold voltage
of the subthreshold-region inverter is the same as that in the
superthreshold-region inverter.
4. The fan-out in case of subthreshold-region inverter is
expected to be comparable to that of the superthreshold-
region one due to the relatively large time delays and the
relatively small operating currents associated with the
subthreshold-region circuits.
7. Future work
In this section, four points will be suggested for the future
work. They are as follows:
1. Although the subthreshold circuits are very popular for
ultra low-power applications, these circuits suffer from
robustness issues such as sensitivity to process, voltage,
and temperature (also known as PVT) variations [62]. This
is obviously due to the operation at very low values of the
supply voltage. The reader is encouraged to investigate the
effect of these variations on the characteristics of the sub-
threshold CMOS inverter.
2. The second point is the effect of the temperature change on
the performance of subthreshold circuits. The temperature
affects both the threshold voltage and the subthreshold
swing coefficient. A typical value for the temperature
coefficients of the threshold voltage and the subthresholdPlease cite this article in press as: Sharroush SM, Analysis of the subthreshold
asej.2016.05.005swing coefficient are 1.6 mV/C and 0.25 mV/decade C,
respectively [63]. Taking into account that ID depends expo-
nentially on Vthn, we arrive at the fact that the subthreshold
current varies significantly with temperature with the result
that the time delay also changes significantly. The reader is
encouraged to investigate the effect of the temperature
change on ID in subthreshold CMOS circuits analytically
and by simulation.
3. The third point is the investigation of the performance of
CMOS logic-circuit families in the subthreshold region.
This point was already investigated by simulation in
[64,65] and investigated analytically for the static comple-
mentary CMOS logic circuit family only in [61]. The reader
is encouraged to perform this investigation quantitatively
for the other logic families.
4. The fourth and final point concerns the multi-gate MOS-
FET transistor. The multi-gate MOSFET transistors are
promising candidates for short-channel devices (in the
decananometer range) as they have good control over the
channel and thus reduced short-channel effects. However,
the subthreshold operation for the multi-gate MOSFET
transistors was not analyzed in this paper because the leak-
age current of this transistor is much less than that of the
conventional MOSFET [66]. This suggests that the multi-
gate transistor is more appropriate for operation in the con-
ventional superthreshold region in which the subthreshold
current is treated as an undesired current causing leakage
in the idle state. However, this paper treats this current as
the main operating current not a leakage one (as discussed
in Section 1). The reader is urged to investigate the sub-
threshold operation of the multi-gate transistor and com-
pare it with that of the conventional one. This seems to
be beneficial for circuits operating in both the superthresh-
old and subthreshold regimes.
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